



# CMS80F261x Datasheet

**Enhanced Flash 8bit 1T 8051-Microcontroller**

**Rev. 1.0.7**

Please be reminded about following CMS's policies on intellectual property

\* Cmsemicon Limited(denoted as 'our company' for later use) has already applied for relative patents and entitled legal rights. Any patents related to CMS's MCU or other products is not authorized to use. Any individual, organization or company which infringes our company's intellectual property rights will be forbidden and stopped by our company through any legal actions, and our company will claim the lost and required for compensation of any damage to the company.

\* The name of Cmsemicon Limited and logo are both trademarks of our company.

\* Our company preserve the rights to further elaborate on the improvements about products' function, reliability and design in this manual. However, our company is not responsible for any usage about this manual. The applications and their purposes in this manual are just for clarification, our company does not guarantee that these applications are feasible without further improvements and changes, and our company does not recommend any usage of the products in areas where people's safety is endangered during accident. Our company's products are not authorized to be used for life-saving or life support devices and systems.our company has the right to change or improve the product without any notification, for latest news, please visit our website: [www.mcu.com.cn](http://www.mcu.com.cn)

# 1. Product Features

## 1.1 Features List

- ◆ **Fully compatible with standard 8051 instruction set**
  - 48MHz maximum operating frequency
  - Machine cycle maximum 1T<sub>sys</sub> @ F<sub>sys</sub>≤24MHz
  - Machine cycle maximum 2T<sub>sys</sub> @ F<sub>sys</sub>=48MHz
- ◆ **Memories**
  - Program FLASH: 64K×8Bit
  - Data FLASH: 1K×8Bit
  - IRAM: 256×8Bit
  - XRAM: 4K×8Bit
  - Program FLASH supports partition protection and IAP functions
- ◆ **4 oscillation modes**
  - HSI-Internal high-speed oscillator: 48MHz
  - HSE-External high-speed crystal oscillator: 8MHz/16MHz
  - LSE-External low speed crystal oscillator:32.768KHz
  - LSI-Internal low speed oscillator:125KHz
- ◆ **GPIO**
  - Up to 46 GPIOs
  - All pins support up/down resistor function
  - Interrupts generated on rising, falling, or both edges
  - Support wake up from idle and sleep mode
- ◆ **Interrupts**
  - All external port interrupts
  - 7 timers interrupts
  - Other peripheral interrupts
- ◆ **Timers**
  - WDT (Watchdog timer)
  - Timer0/1, Timer2, Timer3/4
  - LSE Timer (Support wake up)
  - WUT (wake-up timer)
  - BRT/ BRT1 (Baud rate clock generation timer)
- ◆ **Cyclic redundancy check unit**
  - CRC16 (CRC16-CCITT)
- ◆ **Multiplication and division operation unit (MDU)**
  - Support 32bit/16bit, 16bit/16bit, 16bit×16bit
- ◆ **Buzzer Driver**
  - 50% duty, frequency can be set freely
- ◆ **Enhanced PWM**
  - Up to 6 channels
  - Up to 6 independent period counters
  - Independent/complementary/synchronous/group mode
  - Edge alignment / center alignment
  - Dead time delay @complementary mode
- ◆ **Communications**
  - 1xSPI (up to 6Mb/s)
  - 1xI2C (up to 400Kb/s)
  - 4xUART (up to 1Mb/s)
- ◆ **Two-Wire Serial Programming And Debugging**
- ◆ **Operating Voltage**
  - 2.1V~5.5V
- ◆ **Operating Temperature**
  - -40°C~105°C
- ◆ **Low Voltage Reset (LVR)**
  - 1.8V/2.0V/2.5V/3.5V
- ◆ **Low Voltage Detection (LVD)**
  - 16 levels optional from 2.0V to 4.6V
- ◆ **12-bit ADC**
  - Up to 23 AD external channels
  - Reference voltage (1.2V/2.0V/2.4V/3.0V/VDD)
  - Internal 1.2V bandgap as input
  - Hardware trigger conversion
  - Conversion results to digital comparison
- ◆ **Hardware LCD driver**
  - The duty cycle can be selected 1/4, 1/5, 1/6, 1/8
  - Optional LSI/LSE/system clock three clock sources
  - Traditional resistive LCD, optional 1/2, 1/3, 1/4 BIAS
  - Support work in sleep mode
  - Support fast charging mode
  - Support energy-saving mode, the total resistance of voltage divider can be 60K/225K/900K
  - Support up to 4COM x 36SEG, 5COM x 35SEG, 6COM x 34SEG, 8COM x 32SEG
- ◆ **Hardware LED driver**
  - Duty cycle can be selected 1/4, 1/5, 1/6, 1/8
  - Support two modes:
    - Common cathode/common yang
  - Optional LSI/LSE/system clock three clock sources
  - COM, SEG current optional
  - Support up to 4COM x 28SEG、5COM x 27SEG, 6COM x 26SEG、8COM x 24SEG
- ◆ **Two analog comparators (ACMP0/1, offset voltage is less than 1mV)**
  - 5 options for the positive terminal, internal 1.2V/VDD divider for the negative terminal
  - Comparator supports unilateral/bilateral hysteresis
  - The internal 1.2V/VDD divider of the negative terminal can be connected to the internal ADC channel
- ◆ **Two operational amplifiers (OP0/1, offset voltage is less than 1mV)**
  - Three terminals of each op amp are multiplexed with GPIO port
  - The positive end supports internal 1.2V input
  - Support two modes of op amp/comparator
  - The output of the op amp can be connected to the input of the internal analog comparator
- ◆ **Low Power Mode**
  - Idle mode
  - Sleep mode
- ◆ **96 Bits Unique Identifier (UID)**
  - Each chip has an independent Identifier

## 1.2 Product Comparison

| Product                      |                              | CMS80F2618   | CMS80F26182  | CMS80F2619                                   | CMS80F261A   | CMS80F261B   |
|------------------------------|------------------------------|--|--|--|--|--|
| Peripherals                  |                              |  |  |  |  |  |
| Highest frequency            |                              | 48MHz  |  |  |  |  |
| Memories                     | APROM                        | 64 KB  |  |  |  |  |
|                              | Data FLASH                   | 1 KB   |  |  |  |  |
|                              | RAM                          | 256 B  |  |  |  |  |
|                              | XRAM                         | 4 KB   |  |  |  |  |
| Timers                       | WDT                          | 1  |  |  |  |  |
|                              | Timer0/1                     | 2 (16bit)  |  |  |  |  |
|                              | Timer2                       | 1 (16bit)  |  |  |  |  |
|                              | Timer3/4                     | 2 (16bit)  |  |  |  |  |
|                              | LSE_Timer                    | 1 (16bit)  |  |  |  |  |
|                              | WUT                          | 1 (12bit)  |  |  |  |  |
|                              | BRT/BRT1                     | 2 (16bit)  |  |  |  |  |
| Enhanced Digital peripherals | CRC                          | CRC16-CCITT  |  |  |  |  |
|                              | MDU                          | 32bit/16bit、16bit/16bit、16bit*16bit                          |  |  |  |  |
|                              | BUZZER                       | 1  |  |  |  |  |
|                              | PWM                          | 6(16bit)   |  |  |  |  |
| Display interface            | LCD                          | 4COM x 17SEG<br>5COM x 16SEG<br>6COM x 15SEG<br>8COM x 13SEG | 4COM x 16SEG<br>5COM x 15SEG<br>6COM x 14SEG<br>8COM x 12SEG | 4COM x 24SEG<br>5COM x 23SEG<br>6COM x 22SEG | 4COM x 32SEG<br>5COM x 31SEG<br>6COM x 30SEG<br>8COM x 28SEG | 4COM x 36SEG<br>5COM x 35SEG<br>6COM x 34SEG<br>8COM x 32SEG |
|                              | LED                          | 4COM x 15SEG<br>5COM x 14SEG<br>6COM x 13SEG<br>8COM x 11SEG | 4COM x 14SEG<br>5COM x 13SEG<br>6COM x 12SEG<br>8COM x 10SEG | 4COM x 17SEG<br>5COM x 16SEG<br>6COM x 15SEG | 4COM x 28SEG<br>5COM x 27SEG<br>6COM x 26SEG<br>8COM x 24SEG | 4COM x 28SEG<br>5COM x 27SEG<br>6COM x 26SEG<br>8COM x 24SEG |
| Communications               | SPI                          | 1  |  |  |  |  |
|                              | I2C                          | 1  |  |  |  |  |
|                              | UART                         | 2  | 2  | 3  | 4  | 4  |
| Analog                       | 12bit-ADC<br>(external- chs) | 14   | 14   | 18   | 23   | 23   |
|                              | ACMP                         | 2  | 14   | 1  | 2  | 2  |
|                              | OP                           | 0  | 0  | 2 <sup>(1)</sup>                             | 1 <sup>(1)</sup>   | 2 <sup>(1)</sup>   |
| GPIOs                        |                              | 26   | 26   | 30   | 42   | 46   |
| LVR                          |                              | 1.8V/2.0V/2.5V/3.5V  |  |  |  |  |
| LVD                          |                              | 2.0~4.6 V, 16 级  |  |  |  |  |
| Operating Voltage            |                              | 2.1~5.5 V  |  |  |  |  |
| Operating temperature        |                              | -40~105 °C   |  |  |  |  |
| PACKAGE                      |                              | SOP28  | SOP28  | LQFP32                                       | LQFP44   | LQFP48   |

Note:

- 1) It indicates the number of analog modules. The analog function is not realized through the input/output of the pins. The input/output pins are subject to the actual product.

## 2. System overview

### 2.1 System Introduction

CMS80F261x series is an 8051 core, a 1T instruction system compatible with MCS-51, and a general IO type 8-bit chip. The operating frequency can reach up to 48MHz. The MCU has the following characteristics:


- With a maximum of 64KB program area, 256B RAM space, 4KB XRAM, 1KB Non-volatile data area.
- With four oscillation modes.
- It supports three working modes: normal, idle, and sleep, which can effectively reduce power consumption.
- Built-in low-voltage reset LVR, low-voltage monitoring LVD, watchdog overflow reset and other protection settings can effectively improve the reliability of system operation.
- With multiple interrupt sources such as external interrupts, timed interrupts and other peripheral interrupts, it can respond to external events in a timely manner and improve the utilization of the MCU.
- 10 timers, which can realize functions such as timing, counting, input capture, output comparison, timing wake-up, and baud rate generator.
- With hardware multiplication and division unit MDU, cyclic redundancy check unit CRC.
- Up to 8COM and 24SEG LED driver modules are supported.
- Up to 8COM and 32SEG LCD driver modules are supported.
- 6-channel 16-bit PWM, supports independent, complementary, and synchronous three-mode output, and has hardware brake function, dead zone control function, mask output and other functions.
- With high-precision 12-bit ADC and selectable internal reference voltage, up to 2 operational amplifiers, up to 2 comparators, and more abundant analog functions.

## 2.2 Memory structure

### 2.2.1 Program memory FLASH


The chip has a 64KB FLASH memory space.

The block diagram of the FLASH space allocation structure is as follows:




## 2.2.2 Internal data memory RAM

The internal data memory is divided into 3 parts: low 128Bytes, high 128Bytes, SFR. The structure diagram of RAM space allocation is shown in the figure below:




## 2.2.3 External data memory XRAM

There is 4KB XRAM area inside the chip, which is not related to RAM/FLASH. The structure diagram of XRAM space allocation is shown in the figure below.



## 2.2.4 Special function register XSFR


XSFR is a special register shared by the addressing space and XRAM, which mainly includes: port control register and other function control registers. Its addressing range is as follows:




## 3. Pin definition

### 3.1 Pin description


#### 3.1.1 CMS80F2618 Pin diagram





#### 3.1.2 CMS80F26182 Pin diagram





**3.1.3 CMS80F2619 Pin diagram**


**3.1.4 CMS80F261A Pin diagram**


**3.1.5 CMS80F261B Pin diagram**


## 3.2 Pin Description

symbol description: I/O digital input or output, I digital input, O digital output, AI analog input, AO analog output.

| Number         |                 |                |                |                | Function              | Type | Description   |
|----------------|-----------------|----------------|----------------|----------------|-----------------------|------|---|
| CMS80F<br>2618 | CMS80F<br>26182 | CMS80F<br>2619 | CMS80F<br>261A | CMS80F<br>261B |                       |      |   |
| -              | -               | -              | 43             | 47             | P00                   | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers   |
|                |                 |                |                |                | LCD_S16               | AO   | LCD SEG16 output  |
|                |                 |                |                |                | LED_S16               | O    | LED SEG16 output  |
|                |                 |                |                |                | PG3                   | O    | PWM output channel 3  |
|                |                 |                |                |                | T1G                   | I    | Timer1 gate control input   |
|                |                 |                |                |                | ADET                  | I    | ADC external trigger input  |
| -              | -               | -              | 44             | 48             | P01                   | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers   |
|                |                 |                |                |                | LCD_S17               | AO   | LCD SEG17 output  |
|                |                 |                |                |                | LED_S17               | O    | LED SEG17 output  |
|                |                 |                |                |                | PG2                   | O    | PWM output channel 2  |
| -              | -               | 26             | 1              | 1              | P02                   | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers   |
|                |                 |                |                |                | LCD_S18               | AO   | LCD SEG18 output  |
|                |                 |                |                |                | LED_S18               | O    | LED SEG18 output  |
|                |                 |                |                |                | PG1                   | O    | PWM output channel 1  |
|                |                 |                |                |                | CC2                   | O    | Timer2 comparison output channel 2  |
|                |                 |                |                |                | T0                    | I    | Timer0 external clock input   |
| 26             | 23              | 27             | 2              | 2              | P03                   | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers   |
|                |                 |                |                |                | LCD_S19               | AO   | LCD SEG19 output  |
|                |                 |                |                |                | LED_S19               | O    | LED SEG19 output  |
|                |                 |                |                |                | PG0                   | O    | PWM output channel 0  |
|                |                 |                |                |                | C0_O                  | O    | ACMP0 output  |
|                |                 |                |                |                | T1                    | I    | Timer1 external clock input   |
|                |                 |                |                |                | DSDA <sup>Note1</sup> | I/O  | Programming and debugging data input and output (Only CMS80F2619 supports this debugging function, programming has no impact) |
| -              | -               | -              | 3              | 3              | P04                   | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers   |
|                |                 |                |                |                | LCD_S20               | AO   | LCD SEG20 output  |
|                |                 |                |                |                | LED_S20               | O    | LED SEG20 output  |
|                |                 |                |                |                | C0P0                  | AI   | ACMP0 positive input channel 0  |
|                |                 |                |                |                | SCLK                  | I/O  | SPI clock input and output  |
|                |                 |                |                |                | SCL                   | I/O  | I <sup>2</sup> C clock input and output   |
|                |                 |                |                |                | PG5                   | O    | PWM output channel 5  |
|                |                 |                |                |                | T2EX                  | I    | Timer2 fall edge automatic reload input   |

| Number         |                 |                |                |                | Function              | Type | Description   |
|----------------|-----------------|----------------|----------------|----------------|-----------------------|------|---|
| CMS80F<br>2618 | CMS80F<br>26182 | CMS80F<br>2619 | CMS80F<br>261A | CMS80F<br>261B |                       |      |   |
|                |                 |                |                |                | CAP0                  | I    | Timer2 input capture channel 0  |
| -              | -               | -              | 4              | 4              | P05                   | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers   |
|                |                 |                |                |                | LCD_S21               | AO   | LCD SEG21 output  |
|                |                 |                |                |                | LED_S21               | O    | LED SEG21 output  |
|                |                 |                |                |                | C0N0                  | AI   | ACMP0 negative input channel 0  |
|                |                 |                |                |                | TXD2                  | O    | UART2 data output   |
|                |                 |                |                |                | MOSI                  | I/O  | SPI master send and slave receive   |
|                |                 |                |                |                | SDA                   | I/O  | I <sup>2</sup> C data input and output  |
|                |                 |                |                |                | PG4                   | O    | PWM output channel 4  |
|                |                 |                |                |                | C1_O                  | O    | ACMP1 output  |
|                |                 |                |                |                | T2                    | I    | Timer2 external events or gate control input  |
| 27             | 24              | -              | 5              | 5              | P06                   | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers   |
|                |                 |                |                |                | LCD_S22               | AO   | LCD SEG22 output  |
|                |                 |                |                |                | LED_S22               | O    | LED SEG22 output  |
|                |                 |                |                |                | C1P0                  | AI   | ACMP1 positive input channel 0  |
|                |                 |                |                |                | RXD2                  | I/O  | UART2 data input or synchronous mode data output  |
|                |                 |                |                |                | MISO                  | I/O  | SPI master receive and slave send   |
|                |                 |                |                |                | C0_O                  | O    | ACMP0 output  |
|                |                 |                |                |                | OSCIN1                | AI   | External oscillation 1 input  |
| 28             | 25              | -              | 6              | 6              | P07                   | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers   |
|                |                 |                |                |                | LCD_S23               | AO   | LCD SEG23 output  |
|                |                 |                |                |                | LED_S23               | O    | LED SEG23 output  |
|                |                 |                |                |                | C1N                   | AI   | ACMP1 negative input  |
|                |                 |                |                |                | NSS(NSS O0)           | I/O  | SPI slave select input or master select channel 0 output  |
|                |                 |                |                |                | OSCOU1                | AO   | External oscillation 1 output   |
| 18             | 16              | -              | 27             | 31             | P10                   | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers   |
|                |                 |                |                |                | LCD_S0                | AO   | LCD SEG0 output   |
|                |                 |                |                |                | LED_S0                | O    | LED SEG0 output   |
|                |                 |                |                |                | ADET                  | I    | ADC external trigger input  |
| 19             | 17              | -              | 28             | 32             | P11                   | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers   |
|                |                 |                |                |                | LCD_S1                | AO   | LCD SEG1 output   |
|                |                 |                |                |                | LED_S1                | O    | LED SEG1 output   |
|                |                 |                |                |                | RXD1                  | I/O  | UART1 data input or synchronous mode data output  |
|                |                 |                |                |                | MISO                  | I/O  | SPI master receive and slave send   |
|                |                 |                |                |                | DSDA <sup>Note2</sup> | I/O  | Programming and debugging data input and output (Only CMS80F2619 supports this debugging function, programming has no impact) |

| Number                            |              |  |             |             | Function    | Type | Description   |
|-----------------------------------|--------------|--|-------------|-------------|-------------|------|---|
| CMS80F 2618                       | CMS80F 26182 | CMS80F 2619  | CMS80F 261A | CMS80F 261B |             |      |   |
| 20                                | 18           | 14   | 29          | 33          | P12         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|                                   |              |  |             |             | LCD_S2      | AO   | LCD SEG2 output   |
|                                   |              |  |             |             | LED_S2      | O    | LED SEG2 output   |
|                                   |              |  |             |             | AN17        | AI   | ADC input channel 17  |
|                                   |              |  |             |             | SCLK        | I/O  | SPI clock input and output  |
|                                   |              |  |             |             | SCL         | I/O  | I <sup>2</sup> C clock input and output   |
|                                   |              |  |             |             | CLO         | O    | System clock division output  |
| 21                                | 19           | 15   | 30          | 34          | P13         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|                                   |              |  |             |             | LCD_S3      | AO   | LCD SEG3 output   |
|                                   |              |  |             |             | LED_S3      | O    | LED SEG3 output   |
|                                   |              |  |             |             | TXD1        | O    | UART1 data output   |
|                                   |              |  |             |             | AN18        | AI   | ADC input channel 18  |
|                                   |              |  |             |             | MOSI        | I/O  | SPI master send and slave receive   |
|                                   |              |  |             |             | SDA         | I/O  | I <sup>2</sup> C data input and output  |
| D <sub>SCK</sub> <sup>Note2</sup> | I/O          | Programming and debugging clock input and output (Only CMS80F2619 supports this debugging function, programming has no impact) |             |             |             |      |   |
| -                                 | 20           | 16   | 31          | 35          | P14         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|                                   |              |  |             |             | LCD_S4      | AO   | LCD SEG4 output   |
|                                   |              |  |             |             | LED_S4      | O    | LED SEG4 output   |
|                                   |              |  |             |             | AN0         | AI   | ADC input channel 0   |
|                                   |              |  |             |             | RXD1        | I/O  | UART1 data input or synchronous mode data output                                  |
|                                   |              |  |             |             | MISO        | I/O  | SPI master receive and slave send   |
| -                                 | -            | -  | 32          | 36          | P15         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|                                   |              |  |             |             | LCD_S5      | AO   | LCD SEG5 output   |
|                                   |              |  |             |             | LED_S5      | O    | LED SEG5 output   |
|                                   |              |  |             |             | AN1         | AI   | ADC input channel 1   |
|                                   |              |  |             |             | NSS(NSS O1) | I/O  | SPI slave select input or master select channel 1 output                          |
|                                   |              |  |             |             | -           | -    | 17  |
| LCD_S6                            | AO           | LCD SEG6 output  |             |             |             |      |   |
| LED_S6                            | O            | LED SEG6 output  |             |             |             |      |   |
| AN2                               | AI           | ADC input channel 2  |             |             |             |      |   |
| CC0                               | O            | Timer2 comparison output channel 0   |             |             |             |      |   |
| -                                 | -            | 18   | 34          | 38          | P17         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|                                   |              |  |             |             | LCD_S7      | AO   | LCD SEG7 output   |
|                                   |              |  |             |             | LED_S7      | O    | LED SEG7 output   |
|                                   |              |  |             |             | AN3         | AI   | ADC input channel 3   |

| Number      |              |             |             |             | Function | Type | Description   |
|-------------|--------------|-------------|-------------|-------------|----------|------|---|
| CMS80F 2618 | CMS80F 26182 | CMS80F 2619 | CMS80F 261A | CMS80F 261B |          |      |   |
|             |              |             |             |             | CC1      | O    | Timer2 comparison output channel 1  |
|             |              |             |             |             | T1G      | I    | Timer1 gate control input   |
| 22          | 21           | 19          | 35          | 39          | P20      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S8   | AO   | LCD SEG8 output   |
|             |              |             |             |             | LED_S8   | O    | LED SEG8 output   |
|             |              |             |             |             | AN4      | AI   | ADC input channel 4   |
|             |              |             |             |             | RXD0     | I/O  | UART0 data input or synchronous mode data output                                  |
|             |              |             |             |             | BUZZ     | O    | Buzzer output   |
|             |              |             |             |             | T1       | I    | Timer1 external clock input   |
|             |              |             |             |             | ADET     | I    | ADC external trigger input  |
|             |              |             |             |             |          |      |   |
| 23          | 22           | 20          | 36          | 40          | P21      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S9   | AO   | LCD SEG9 output   |
|             |              |             |             |             | LED_S9   | O    | LED SEG9 output   |
|             |              |             |             |             | AN5      | AI   | ADC input channel 5   |
|             |              |             |             |             | TXD0     | O    | UART0 data output   |
|             |              |             |             |             | PG1      | O    | PWM output channel 1  |
| 24          | -            | 21          | 37          | 41          | P22      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S10  | AO   | LCD SEG10 output  |
|             |              |             |             |             | LED_S10  | O    | LED SEG10 output  |
|             |              |             |             |             | AN6      | AI   | ADC input channel 6   |
|             |              |             |             |             | RXD1     | I/O  | UART1 data input or synchronous mode data output                                  |
|             |              |             |             |             | MOSI     | I/O  | SPI master send and slave receive   |
|             |              |             |             |             |          |      |   |
| 25          | -            | 22          | 38          | 42          | P23      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S11  | AO   | LCD SEG11 output  |
|             |              |             |             |             | LED_S11  | O    | LED SEG11 output  |
|             |              |             |             |             | AN7      | AI   | ADC input channel 7   |
|             |              |             |             |             | TXD1     | O    | UART1 data output   |
|             |              |             |             |             | MISO     | I/O  | SPI master receive and slave send   |
|             |              |             |             |             | PG3      | O    | PWM output channel 3  |
| -           | -            | 23          | 39          | 43          | P24      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S12  | AO   | LCD SEG12 output  |
|             |              |             |             |             | LED_S12  | O    | LED SEG12 output  |
|             |              |             |             |             | AN19     | AI   | ADC input channel 19  |
|             |              |             |             |             | SCLK     | I/O  | SPI clock input and output  |
|             |              |             |             |             | PG2      | O    | PWM output channel 2  |
| -           | -            | -           | 40          | 44          | P25      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S13  | AO   | LCD SEG13 output  |
|             |              |             |             |             | LED_S13  | O    | LED SEG13 output  |

| Number      |              |             |             |             | Function    | Type | Description   |
|-------------|--------------|-------------|-------------|-------------|-------------|------|---|
| CMS80F 2618 | CMS80F 26182 | CMS80F 2619 | CMS80F 261A | CMS80F 261B |             |      |   |
|             |              |             |             |             | AN20        | AI   | ADC input channel 20  |
|             |              |             |             |             | NSS(NSS O2) | I    | SPI slave select input or master select channel 2 output                          |
|             |              |             |             |             | FB0         | I    | PWM external brake signal 0 input   |
|             |              |             |             |             | P26         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S14     | AO   | LCD SEG14 output  |
|             |              |             |             |             | LED_S14     | O    | LCD SEG14 output  |
|             |              |             |             |             | AN21        | AI   | ADC input channel 21  |
|             |              |             |             |             | PG5         | I    | PWM output channel 5  |
|             |              |             |             |             | CLO         | O    | System clock division output  |
|             |              |             |             |             | P27         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S15     | AO   | LCD SEG15 output  |
|             |              |             |             |             | LED_S15     | O    | LED SEG15 output  |
|             |              |             |             |             | AN22        | AI   | ADC input channel 22  |
|             |              |             |             |             | PG4         | I    | PWM output channel 4  |
|             |              |             |             |             | CAP1        | I    | Timer2 input capture channel 1  |
|             |              |             |             |             | P30         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S39     | AO   | LCD SEG39 output  |
|             |              |             |             |             | LCD_C0      | AO   | LCD COM0 output   |
|             |              |             |             |             | LED_S27     | O    | LED SEG27 output  |
|             |              |             |             |             | LED_C0      | O    | LED COM0 output   |
|             |              |             |             |             | PG0         | I    | PWM output channel 0  |
|             |              |             |             |             | CAP2        | I    | Timer2 input capture channel 2  |
|             |              |             |             |             | ADET        | I    | ADC external trigger input  |
|             |              |             |             |             | P31         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S38     | AO   | LCD SEG38 output  |
|             |              |             |             |             | LCD_C1      | AO   | LCD COM1 output   |
|             |              |             |             |             | LED_S26     | O    | LED SEG26 output  |
|             |              |             |             |             | LED_C1      | O    | LED COM1 output   |
|             |              |             |             |             | PG1         | I    | PWM output channel 1  |
|             |              |             |             |             | NSS(NSS O3) | I/O  | SPI slave select input or master select channel 3 output                          |
|             |              |             |             |             | P32         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S37     | AO   | LCD SEG37 output  |
|             |              |             |             |             | LCD_C2      | AO   | LCD COM2 output   |
|             |              |             |             |             | LED_S25     | O    | LED SEG25 output  |
|             |              |             |             |             | LED_C2      | O    | LED COM2 output   |
|             |              |             |             |             | PG2         | I    | PWM output channel 2  |
|             |              |             |             |             | P33         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S36     | AO   | LCD SEG36 output  |
|             |              |             |             |             | LCD_C3      | AO   | LCD COM3 output   |



| Number      |              |             |             |             | Function | Type | Description   |
|-------------|--------------|-------------|-------------|-------------|----------|------|---|
| CMS80F 2618 | CMS80F 26182 | CMS80F 2619 | CMS80F 261A | CMS80F 261B |          |      |   |
|             |              |             |             |             | LED_S24  | O    | LED SEG24 output  |
|             |              |             |             |             | LED_C3   | O    | LED COM3 output   |
|             |              |             |             |             | PG3      | I    | PWM output channel 3  |
| 13          | 11           | 10          | 22          | 26          | P34      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S35  | AO   | LCD SEG35 output  |
|             |              |             |             |             | LCD_C4   | AO   | LCD COM4 output   |
|             |              |             |             |             | LED_C4   | O    | LED COM4 output   |
|             |              |             |             |             | AN8      | AI   | ADC input channel 8   |
|             |              |             |             |             | PG4      | I    | PWM output channel 4  |
| 12          | 10           | 9           | 21          | 25          | P35      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S34  | AO   | LCD SEG34 output  |
|             |              |             |             |             | LCD_C5   | AO   | LCD COM5 output   |
|             |              |             |             |             | LED_C5   | O    | LED COM5 output   |
|             |              |             |             |             | AN9      | AI   | ADC input channel 9   |
|             |              |             |             |             | PG5      | I    | PWM output channel 5  |
| 11          | 9            | 8           | 20          | 24          | P36      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S33  | AO   | LCD SEG33 output  |
|             |              |             |             |             | LCD_C6   | AO   | LCD COM6 output   |
|             |              |             |             |             | LED_C6   | O    | LED COM6 output   |
|             |              |             |             |             | AN10     | AI   | ADC input channel 10  |
| 10          | 8            | 7           | 19          | 23          | P37      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S32  | AO   | LCD SEG32 output  |
|             |              |             |             |             | LCD_C7   | AO   | LCD COM7 output   |
|             |              |             |             |             | LED_C7   | O    | LED COM7 output   |
|             |              |             |             |             | AN11     | AI   | ADC input channel 11  |
|             |              |             |             |             | C0_O     | O    | ACMP0 output  |
| 9           | 7            | -           | 18          | 22          | P40      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | AN12     | AI   | ADC input channel 12  |
|             |              |             |             |             | C0P4     | AI   | Comparator 0 positive input channel 4   |
|             |              |             |             |             | PG0      | O    | PWM output channel 0  |
|             |              |             |             |             | ADET     | I    | ADC external trigger input  |
| 8           | 6            | -           | 17          | 21          | P41      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | AN13     | AI   | ADC input channel 13  |
|             |              |             |             |             | C0P5     | AI   | Comparator 0 positive input channel 5   |
|             |              |             |             |             | PG1      | O    | PWM output channel 1  |
| -           | 5            | -           | 16          | 20          | P42      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | AN14     | AI   | ADC input channel 14  |
|             |              |             |             |             | C0P6     | AI   | Comparator 0 positive input channel 6   |
|             |              |             |             |             | PG2      | O    | PWM output channel 2  |
| 7           | 4            | 6           | 15          | 19          | P43      | I/O  | GPIO configures input or output, pull-up or                                       |

| Number      |              |             |             |             | Function    | Type | Description   |
|-------------|--------------|-------------|-------------|-------------|-------------|------|---|
| CMS80F 2618 | CMS80F 26182 | CMS80F 2619 | CMS80F 261A | CMS80F 261B |             |      |   |
|             |              |             |             |             |             |      | pull-down functions through registers   |
|             |              |             |             |             | AN15        | AI   | ADC input channel 15  |
|             |              |             |             |             | C0P7        | AI   | Comparator 0 positive input channel 7   |
|             |              |             |             |             | SCLK        | I/O  | SPI clock input and output  |
|             |              |             |             |             | SCL         | I/O  | I <sup>2</sup> C clock input and output   |
|             |              |             |             |             | PG3         | O    | PWM output channel 3  |
|             |              |             |             |             | CLO         | O    | System clock division output  |
| 6           | 3            | 5           | 14          | 18          | P44         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | AN16        | AI   | ADC input channel 16  |
|             |              |             |             |             | C0N1        | AI   | ACMP0 negative input channel 1  |
|             |              |             |             |             | TXD3        | O    | UART3 data output   |
|             |              |             |             |             | MOSI        | I/O  | SPI master send and slave receive   |
|             |              |             |             |             | SDA         | I/O  | I <sup>2</sup> C data input and output  |
|             |              |             |             |             | PG4         | O    | PWM output channel 4  |
| -           | -            | 4           | 13          | 17          | P45         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S31     | AO   | LCD SEG31 output  |
|             |              |             |             |             | RXD3        | I/O  | UART3 data input or synchronous mode data output                                  |
|             |              |             |             |             | MISO        | I/O  | SPI master receive and slave send   |
|             |              |             |             |             | SCL         | I/O  | I <sup>2</sup> C clock input and output   |
|             |              |             |             |             | PG5         | O    | PWM output channel 5  |
|             |              |             |             |             | CC0         | O    | Timer2 comparison output channel 0  |
| -           | -            | 3           | -           | 16          | P46         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S30     | AO   | LCD SEG30 output  |
|             |              |             |             |             | C0_O        | O    | ACMP0 output  |
|             |              |             |             |             | FB1         | I    | PWM external brake signal 1 input   |
|             |              |             |             |             | NRST        | I    | External reset  |
| -           | -            | 2           | -           | 15          | P47         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S29     | AO   | LCD SEG29 output  |
|             |              |             |             |             | OP1_O       | AO   | OP1 output  |
|             |              |             |             |             | NSS(NSS O3) | I/O  | SPI slave select input or master select channel 3 output                          |
|             |              |             |             |             | CAP3        | I    | Timer2 input capture channel 3  |
| 2           | 27           | 30          | 8           | 8           | P50         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|             |              |             |             |             | LCD_S24     | AO   | LCD SEG24 output  |
|             |              |             |             |             | OP0_P       | AI   | OP0 positive channel input  |
|             |              |             |             |             | PG0         | O    | PWM output channel 0  |
|             |              |             |             |             | C1_O        | O    | ACMP1 output  |
|             |              |             |             |             | ADET        | I    | ADC external trigger input  |
|             |              |             |             |             | OSCIN2      | AI   | External oscillation 2 input  |
| 3           | 28           | 31          | 9           | 9           | P51         | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |

| Number         |                 |                |                |                | Function | Type | Description   |
|----------------|-----------------|----------------|----------------|----------------|----------|------|---|
| CMS80F<br>2618 | CMS80F<br>26182 | CMS80F<br>2619 | CMS80F<br>261A | CMS80F<br>261B |          |      |   |
|                |                 |                |                |                | LCD_S25  | AO   | LCD SEG25 output  |
|                |                 |                |                |                | OP0_N    | AI   | OP0 negative channel input  |
|                |                 |                |                |                | PG1      | O    | PWM output channel 1  |
|                |                 |                |                |                | OSCOUT2  | AO   | External oscillation 2 output   |
| 4              | 1               | -              | 10             | 10             | P52      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|                |                 |                |                |                | PG4      | O    | PWM output channel 4  |
|                |                 |                |                |                | T0G      | I    | Timer0 gate control input   |
|                |                 |                |                |                | NRST     | I    | External reset  |
| -              | -               | -              | 11             | 11             | P53      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|                |                 |                |                |                | LCD_S26  | AO   | LCD SEG26 output  |
|                |                 |                |                |                | OP0_O    | AO   | OP0 output  |
|                |                 |                |                |                | PG5      | O    | PWM output channel 5  |
|                |                 |                |                |                | BUZZ     | O    | Buzzer output   |
|                |                 |                |                |                | T0       | I    | Timer0 external clock input   |
| -              | -               | 32             | -              | 13             | P54      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|                |                 |                |                |                | LCD_S27  | AO   | LCD SEG27 output  |
|                |                 |                |                |                | OP1_P    | AI   | OP1 positive channel input  |
|                |                 |                |                |                | T1       | I    | Timer1 external clock input   |
| -              | -               | 1              | -              | 14             | P55      | I/O  | GPIO configures input or output, pull-up or pull-down functions through registers |
|                |                 |                |                |                | LCD_S28  | AO   | LCD SEG28 output  |
|                |                 |                |                |                | OP1_N    | AI   | OP1 negative channel input  |
|                |                 |                |                |                | CC3      | O    | Timer2 comparison output channel 3  |
|                |                 |                |                |                | T1G      | I    | Timer1 gate control input   |
| 5              | 2               | 28             | 12             | 12             | VDD      | P    | Power supply  |
| 1              | 26              | 29             | 7              | 7              | VSS      | P    | Ground  |

Note1: The debug pin of CMS80F2619 is DSDA(P03), DSCK(P02)。

Note 2: The debug pin of CMS80F2618, CMS80F26182, CMS80F261A and CMS80F261B is DSDA(P11), DSCK(P13)

### 3.3 GPIO Features

Various functions of the pins are shared, and each I/O port can be configured as any digital function or specified analog function. As a general-purpose GPIO port, I/O has the following features :

- The output rate can be configured in two levels.
- Data latch status or pin status can be read.
- Rising or falling or double edge trigger interrupt.
- The rising edge, falling edge and double edge interrupt can be configured to wake up the chip.
- Can be configured into normal input, pull-up input, pull-down input, push-pull output, open-drain output mode.

### 3.4 List Of Pin Functions

Digital function list:

|     | External input | Digital function configuration |     |      |            |     |     |      |
|-----|----------------|--------------------------------|-----|------|------------|-----|-----|------|
|     |                | 0                              | 1   | 2    | 3          | 4   | 5   | 6    |
| P00 | T1G, ADET      | GPIO                           | ANA | -    | -          | -   | PG3 | -    |
| P01 | T0G            | GPIO                           | ANA | -    | -          | -   | PG2 | -    |
| P02 | T0             | GPIO                           | ANA | -    | -          | -   | PG1 | CC2  |
| P03 | T1             | GPIO                           | ANA | -    | -          | -   | PG0 | C0_O |
| P04 | T2EX, CAP0     | GPIO                           | ANA | -    | SCLK       | SCL | PG5 | -    |
| P05 | T2             | GPIO                           | ANA | TXD2 | MOSI       | SDA | PG4 | C1_O |
| P06 | -              | GPIO                           | ANA | RXD2 | MISO       | -   | -   | C0_O |
| P07 | -              | GPIO                           | ANA | -    | NSS(NSS00) | -   | -   | -    |
| P10 | ADET           | GPIO                           | ANA | -    | -          | -   | -   | -    |
| P11 | -              | GPIO                           | ANA | RXD1 | MISO       | -   | -   | -    |
| P12 | -              | GPIO                           | ANA | -    | SCLK       | SCL | -   | CLO  |
| P13 | -              | GPIO                           | ANA | TXD1 | MOSI       | SDA | -   | -    |
| P14 | -              | GPIO                           | ANA | RXD1 | MISO       | SCL | -   | -    |
| P15 | -              | GPIO                           | ANA | -    | NSS(NSS01) | -   | -   | -    |
| P16 | -              | GPIO                           | ANA | -    | -          | -   | -   | CC0  |
| P17 | T1G            | GPIO                           | ANA | -    | -          | -   | -   | CC1  |
| P20 | T1, ADET       | GPIO                           | ANA | RXD0 | -          | -   | -   | BUZZ |
| P21 | -              | GPIO                           | ANA | TXD0 | -          | -   | PG1 | -    |
| P22 | -              | GPIO                           | ANA | RXD1 | MOSI       | -   | PG0 | -    |
| P23 | -              | GPIO                           | ANA | TXD1 | MISO       | -   | PG3 | -    |
| P24 | -              | GPIO                           | ANA | -    | SCLK       | -   | PG2 | -    |
| P25 | -              | GPIO                           | ANA | -    | NSS(NSS02) | -   | FB0 | -    |
| P26 | -              | GPIO                           | ANA | -    | -          | -   | PG5 | CLO  |
| P27 | CAP1           | GPIO                           | ANA | -    | -          | -   | PG4 | -    |
| P30 | CAP2, ADET     | GPIO                           | ANA | -    | -          | -   | PG0 | -    |
| P31 | -              | GPIO                           | ANA | -    | NSS(NSS03) | -   | PG1 | -    |
| P32 | -              | GPIO                           | ANA | -    | -          | -   | PG2 | -    |
| P33 | -              | GPIO                           | ANA | -    | -          | -   | PG3 | -    |
| P34 | -              | GPIO                           | ANA | -    | -          | -   | PG4 | -    |
| P35 | -              | GPIO                           | ANA | -    | -          | -   | PG5 | -    |
| P36 | -              | GPIO                           | ANA | -    | -          | -   | -   | -    |
| P37 | -              | GPIO                           | ANA | -    | -          | -   | -   | C0_O |
| P40 | ADET           | GPIO                           | ANA | -    | -          | -   | PG0 | -    |
| P41 | -              | GPIO                           | ANA | -    | -          | -   | PG1 | -    |
| P42 | -              | GPIO                           | ANA | -    | -          | -   | PG2 | -    |
| P43 | -              | GPIO                           | ANA | -    | SCLK       | SCL | PG3 | CLO  |
| P44 | -              | GPIO                           | ANA | TXD3 | MOSI       | SDA | PG4 | -    |
| P45 | -              | GPIO                           | ANA | RXD3 | MISO       | SCL | PG5 | CC0  |
| P46 | -              | GPIO                           | ANA | -    | -          | -   | FB1 | C0_O |
| P47 | CAP3           | GPIO                           | ANA | -    | NSS(NSS03) | -   | -   | -    |

|     |      |      |     |   |   |   |     |      |
|-----|------|------|-----|---|---|---|-----|------|
| P50 | ADET | GPIO | ANA | - | - | - | PG0 | C1_O |
| P51 | -    | GPIO | ANA | - | - | - | PG1 | -    |
| P52 | T0G  | GPIO | ANA | - | - | - | PG4 | -    |
| P53 | T0   | GPIO | ANA | - | - | - | PG5 | BUZZ |
| P54 | T1   | GPIO | ANA | - | - | - | -   | -    |
| P55 | T1G  | GPIO | ANA | - | - | - | -   | CC3  |

Led, analog function, CONFIG configuration list:

|     | GPIO(0) |        | ANA(1) |         |        |      |    | CONFIG |
|-----|---------|--------|--------|---------|--------|------|----|--------|
|     | LEDSEG  | LEDCOM | ADC    | LCDSEG  | LCDCOM | ACMP | OP |        |
| P00 | LED_S16 | -      | -      | LCD_S16 | -      | -    | -  | -      |
| P01 | LED_S17 | -      | -      | LCD_S17 | -      | -    | -  | -      |
| P02 | LED_S18 | -      | -      | LCD_S18 | -      | -    | -  | DSCK   |
| P03 | LED_S19 | -      | -      | LCD_S19 | -      | -    | -  | DSDA   |
| P04 | LED_S20 | -      | -      | LCD_S20 | -      | C0P0 | -  | -      |
| P05 | LED_S21 | -      | -      | LCD_S21 | -      | C0N0 | -  | -      |
| P06 | LED_S22 | -      | -      | LCD_S22 | -      | C1P0 | -  | OSCIN1 |
| P07 | LED_S23 | -      | -      | LCD_S23 | -      | C1N  | -  | OSCOU1 |
| P10 | LED_S0  | -      | -      | LCD_S0  | -      | -    | -  | -      |
| P11 | LED_S1  | -      | -      | LCD_S1  | -      | -    | -  | DSDA   |
| P12 | LED_S2  | -      | AN17   | LCD_S2  | -      | -    | -  | -      |
| P13 | LED_S3  | -      | AN18   | LCD_S3  | -      | -    | -  | DSCK   |
| P14 | LED_S4  | -      | AN0    | LCD_S4  | -      | -    | -  | -      |
| P15 | LED_S5  | -      | AN1    | LCD_S5  | -      | -    | -  | -      |
| P16 | LED_S6  | -      | AN2    | LCD_S6  | -      | -    | -  | -      |
| P17 | LED_S7  | -      | AN3    | LCD_S7  | -      | -    | -  | -      |
| P20 | LED_S8  | -      | AN4    | LCD_S8  | -      | -    | -  | -      |
| P21 | LED_S9  | -      | AN5    | LCD_S9  | -      | -    | -  | -      |
| P22 | LED_S10 | -      | AN6    | LCD_S10 | -      | -    | -  | -      |
| P23 | LED_S11 | -      | AN7    | LCD_S11 | -      | -    | -  | -      |
| P24 | LED_S12 | -      | AN19   | LCD_S12 | -      | -    | -  | -      |
| P25 | LED_S13 | -      | AN20   | LCD_S13 | -      | -    | -  | -      |
| P26 | LED_S14 | -      | AN21   | LCD_S14 | -      | -    | -  | -      |
| P27 | LED_S15 | -      | AN22   | LCD_S15 | -      | -    | -  | -      |
| P30 | LED_S27 | LED_C0 | -      | LCD_S39 | LCD_C0 | -    | -  | -      |
| P31 | LED_S26 | LED_C1 | -      | LCD_S38 | LCD_C1 | -    | -  | -      |
| P32 | LED_S25 | LED_C2 | -      | LCD_S37 | LCD_C2 | -    | -  | -      |
| P33 | LED_S24 | LED_C3 | -      | LCD_S36 | LCD_C3 | -    | -  | -      |
| P34 | -       | LED_C4 | AN8    | LCD_S35 | LCD_C4 | -    | -  | -      |
| P35 | -       | LED_C5 | AN9    | LCD_S34 | LCD_C5 | -    | -  | -      |
| P36 | -       | LED_C6 | AN10   | LCD_S33 | LCD_C6 | -    | -  | -      |
| P37 | -       | LED_C7 | AN11   | LCD_S32 | LCD_C7 | -    | -  | -      |
| P40 | -       | -      | AN12   | -       | -      | C0P4 | -  | -      |
| P41 | -       | -      | AN13   | -       | -      | C0P5 | -  | -      |

|     |   |   |      |         |   |      |       |        |
|-----|---|---|------|---------|---|------|-------|--------|
| P42 | - | - | AN14 | -       | - | C0P6 | -     | -      |
| P43 | - | - | AN15 | -       | - | C0P7 | -     | -      |
| P44 | - | - | AN16 | -       | - | C0N1 | -     | -      |
| P45 | - | - | -    | LCD_S31 | - | -    | -     | -      |
| P46 | - | - | -    | LCD_S30 | - | -    | -     | NRST   |
| P47 | - | - | -    | LCD_S29 | - | -    | OP1_O | -      |
| P50 | - | - | -    | LCD_S24 | - | -    | OP0_P | OSCIN2 |
| P51 | - | - | -    | LCD_S25 | - | -    | OP0_N | OSCOU2 |
| P52 | - | - | -    | -       | - | -    | -     | NRST   |
| P53 | - | - | -    | LCD_S26 | - | -    | OP0_O | -      |
| P54 | - | - | -    | LCD_S27 | - | -    | OP1_P | -      |
| P55 | - | - | -    | LCD_S28 | - | -    | OP1_N | -      |

Note: The chip pins are subject to the actual chip.

## 4. Function summary

### 4.1 System clock

The system clock has 4 clock sources, which can be selected through the system configuration register settings. The system clock module has the following characteristics:

- Internal high-speed oscillation HSI (48MHz)。
- External high-speed crystal oscillator HSE (8MHz/16MHz)。
- External low-speed crystal oscillator LSE (32.768KHz)。
- Internal low-speed oscillation LSI (125KHz)。

### 4.2 Reset

The reset operation is used to complete the initialization of the internal circuit of the chip, so that the system starts working from a certain state. The chip has the following reset methods:

- Power-on reset.
- External reset.
- Low voltage reset.
- CONFIG state protection reset.
- Power-on configuration monitoring reset.
- Watchdog timeout reset.
- Software reset.

Any of the above reset situations requires a certain response time, and the system provides a complete reset process to ensure the smooth progress of the reset action.



## 4.3 Power management

### 4.3.1 Operating mode

The chip has 3 different working modes to meet the power consumption requirements of different applications.

- Normal working mode: MCU is in normal working state and peripherals are operating normally.
- Idle mode IDLE: MCU is in idle mode, CPU stops working, and peripherals operate normally. This mode can be awakened by any interrupt.
- Sleep mode STOP: MCU is in sleep mode, CPU stops working, and peripherals stop working. This mode can be awakened by INT0/1 interrupt, external interrupt, WUT timing wakeup, LSE timing wakeup.

### 4.3.2 Power supply low voltage reset (LVR)

When the power supply voltage is lower than the set detection voltage, the system resets.

There are 4 options for low voltage reset: 1.8V/2.0V/2.5V/3.5V.

### 4.3.3 Power supply low voltage detection (LVD)

The low voltage detection circuit compares the power supply voltage with the set voltage, and if the power supply voltage is lower than the set voltage, an interrupt request signal is generated.

The detectable voltage range can be set from 2.0V to 4.6V, with a total of 16 levels to choose from.

## 4.4 Interrupt control

The chip has multiple interrupt sources and interrupt vectors. The user-settable interrupts include INT0/1, Timer0/1, Timer2, Timer3/4, WDT, LSE\_Timer, PWM, I2C, SPI, UART0/1/2/3, P0/P1/P2/P3/P4/P5, ACMP0/1, ADC, LVD, the actual number of interrupt sources varies by product.

The chip stipulates two interrupt priority levels, which can realize two-level interrupt nesting. When an interrupt has been responded, if a high-level interrupt sends a request, the latter can interrupt the former to achieve interrupt nesting.

## 4.5 Timer

### 4.5.1 WDT timer

The watchdog timer is an on-chip timer whose clock source is provided by the system clock. The WDT timeout will generate a reset. The watchdog reset is a protection setting of the system. When the system runs to an unknown state, the watchdog can be used to reset the system, thereby avoiding the system from entering an infinite loop. The WDT timer has the following characteristics:

- 8 levels of watchdog overflow time are selectable.
- Watchdog overflow interrupt can be set.
- Watchdog overflow reset can be set.

### 4.5.2 Timer counter 0/1 (Timer0/1)

Timer 0 is similar in type and structure to Timer 1, and is two 16-bit up-counting timers. Timer0 has 4 working modes, Timer1 has 3 working modes, they provide basic timing and event counting operations.

In "timer mode", the timer register is incremented every 12 or 4 system cycles when the timer clock is enabled. In the "counter mode", the timing register will increase whenever it detects a falling edge on the corresponding input pin (T0 or T1). Timer0/1 has the following features:

- Can be used as a normal timer.
- Can be used for gated timing function.
- External counting function can be realized.
- Can be used for gated counting function.
- Counter overflow interrupt.

### 4.5.3 Timer counter 2 (Timer2)

Timer 2 is a 16-bit timer, which can be used for various digital signal generation and event capture, such as pulse generation, pulse width modulation, pulse width measurement, etc. Timer2 has the following characteristics:

- Can be used as a normal timer.
- Can be used for gated timing function.
- External counting function can be realized.
- With reinstall prohibition, overflow auto reinstall, external pin falling edge auto reinstall function.
- Capture can be triggered by rising edge, falling edge, both edges or writing the low byte of the capture register.
- With a comparison function, this function can generate a periodic signal and a PWM waveform with a controllable duty cycle.
- Interrupts can be generated for timing, external trigger, capture, and comparison.

### 4.5.4 Timer 3/4 (Timer3/4)

Timer 3/4 is similar to timer 0/1 and is two 16-bit timers. Timer3 has 4 working modes, and Timer4 has 3 working modes. Compared with Timer0/1, Timer3/4 only provides timing operation.

When the timer is started, the value of the register (counter) is incremented every 12 or 4 system cycles.

### 4.5.5 LSE timer (LSE\_Timer)

The LSE timer is a 16-bit up-counting timer with a clock source from the external low-speed clock LSE. The LSE timer has the following characteristics:

- Timing function.
- 16-bit timing value can be set.
- Can work normally in sleep mode.
- An interrupt can be generated when the count value is equal to the timer value.
- Timed interrupt can wake up idle mode/sleep mode.

### 4.5.6 wake-up timer (WUT)

WUT wake-up timer is a 12-bit, up-counting timer used for wake-up from sleep and a clock source from the internal low-speed clock LSI. After the system enters the sleep mode, the CPU and all peripheral circuits stop working, and the internal low-speed clock LSI provides the clock for the WUT counter. WUT has the following characteristics:

- The system can be woken up regularly in sleep mode.
- Count clock can be divided by 1, 8, 32, 256.
- 12-bit timing value can be set.

### 4.5.7 Baud rate timer (BRT/BRT1)

BRT and BRT1 timers are 16-bit baud rate timers (the clock source is from the system clock). They mainly provide clocks for the UART module. BRT/BRT1 has the following characteristics:

- With independent control switch.
- Counting clock has 8 frequency division options.
- 16-bit up counting.

## 4.6 Enhanced Digital Peripherals

### 4.6.1 Cyclic Redundancy Check (CRC)

CRC is a commonly used error-detecting code. The main feature is that any choice of length of information data and verification data is possible. CRC verification unit generates polynomial ' $X^{16}+X^{12}+X^5+1$ '(CRC-16-CCITT). The data that needs to be checked is selected from programs, therefore this module is not only used in program flashspace but many other places.

### 4.6.2 Multiplication and division unit (MDU)

The MDU module has the following characteristics:

- Support 32bit/16bit division.
- Support 16bit/16bit division.
- Support 16bit×16bit multiplication.
- Support 32 bit shift operation.
- Support normalization operation.

### 4.6.3 BUZZER

The buzzer driver is composed of an 8-bit counter, a clock driver, and a control register. It outputs a square wave with a duty cycle of 50%, and its frequency covers a wide range. BUZZER has the following characteristics:

- With separate enable control switch.
- A total of 4 levels of system clock divider ratios of 8, 16, 32, 64 can be set.
- Output frequency 8-bit control, can be set  $(1\sim 255) \times 2$  frequency division output.

### 4.6.4 Enhanced PWM module

The enhanced PWM module supports 6 PWM generators, and the period and duty cycle can be set independently. PWM has the following characteristics:

- Support 2 kinds of waveform output in single and continuous mode.
- Support 4 control modes: independent, complementary, synchronous and group control.
- Count clock can be divided by 1, 2, 4, 8, 16.
- Support two counting modes: edge alignment and center alignment, symmetrical and asymmetrical counting are supported in center alignment mode.
- Support mask output.
- Support dead zone programming.
- Output polarity can be set.
- Support cycle, compare up, compare down, zero interrupt.
- Support software brake, external port trigger brake, ADC comparison result trigger brake, ACMP output trigger brake.

## 4.7 Display interface

### 4.7.1 Hardware LCD driver module

The LCD drive module includes a controller, a duty cycle generator, COM and SEG output ports. The module has the following characteristics:

- Up to 8 COM ports and 32 SEG ports are supported.
- Support two modes of traditional resistance and fast charging.
- The fast charging time is optional.
- Support contrast adjustment.
- Optional bias voltage: 1/2, 1/3, 1/4.
- The duty cycle is optional: 1/4, 1/5, 1/6, 1/8.
- The clock source is optional: system clock, LSI, LSE.

### 4.7.2 Hardware LED drive module

The LED drive module can easily realize the display drive of the LED. The module has the following characteristics:

- 1/4, 1/5, 1/6, 1/8 four kinds of DUTY are optional.
- System clock, LSI, LSE three clock sources are optional
- 16-bit clock source frequency divider controller.
- Two driving modes of common cathode and common anode for COM port are optional.
- Supports up to 8 COM ports and 24 SEG ports.
- The COM port current 50mA and 150mA are two options (VOL=1.5V@VDD=5V).
- The SEG port current can be selected in 16 levels, and the maximum current can reach 40mA (VOH=3.5V@VDD=5V).

## 4.8 Communication module

### 4.8.1 SPI module

SPI is a fully configurable SPI master/slave device that allows users to configure the polarity and phase of the serial clock signal. SPI allows the MCU to communicate with serial peripherals, and it can also communicate between processors in a multi-host system. SPI has the following characteristics:

- Full-duplex synchronous serial data transmission.
- Support master/slave mode.
- Support multi-host system.
- System error detection.
- Support speed up to 1/4 of the system clock ( $FSYS \leq 24\text{MHz}$ ).
- Bit rate generates 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 of the system clock.
- Support four transmission formats.
- Send/receive complete can generate interrupt.

### 4.8.2 I<sup>2</sup>C module

The two-wire bidirectional serial bus controller I<sup>2</sup>C provides a simple and effective connection method for data exchange between the microprocessor and the I<sup>2</sup>C bus. The I<sup>2</sup>C module has the following characteristics:

- Support 4 working methods: master sending, master receiving, slave sending, slave receiving.
- Support 2 transmission speed modes:
  - Standard (up to 100Kb/s);
  - Fast (up to 400Kb/s).
- Perform arbitration and clock synchronization.
- Support multi-host system.
- The host method supports 7-bit addressing mode and 10-bit addressing mode on the I<sup>2</sup>C bus (software support).
- The slave method supports 7-bit addressing mode on the I<sup>2</sup>C bus.
- Allows operation in a wide range of clock frequencies (built-in 8-bit timer).
- An interrupt can be generated when receiving/sending is complete.

### 4.8.3 UARTn module

UARTn module contains UART0/ UART1/ UART2/ UART3, 4 serial ports with exactly the same function. UARTn has the following characteristics:

- Full-duplex serial port.
- Support synchronous mode.
- Support 8-bit asynchronous transceiver mode with variable baud rate.
- Support 9-bit asynchronous transceiver mode with variable baud rate.
- Baud rate can be generated by Timer1/Timer4/Timer2/BRT/ BRT1 module.
- Send/receive complete can generate interrupt.

## 4.9 Analog module

### 4.9.1 Analog to digital conversion (ADC)

ADC module is a 12-bit successive approximation analog-to-digital converter. The port analog input signal is connected to the input of the analog-to-digital converter after passing through the multiplexer. The analog-to-digital converter generates a 12-bit binary result according to the input analog signal and saves the result in the ADC result register. ADC has the following characteristics:

- Up to 23 external channels.
- ADC conversion clock has 8 clock frequencies to choose from.
- ADC reference voltage can choose VDD/1.2V/2.0V/2.4V/3.0V.
- A complete 12-bit conversion requires 18.5 ADC conversion cycles.
- Support external port edge, enhanced PWM trigger ADC conversion.
- Support ADC conversion result comparison output, comparison output can control enhanced PWM brake function.
- Support ADC conversion completion to generate interrupt.

### 4.9.2 Analog comparator (ACMP0/1)

The comparators ACMP0 and ACMP1 have the following characteristics:

- The positive end supports multiple input ports optional.
- The negative terminal can select port input or internal reference voltage.
- The internal reference voltage divider has a total of 16 gear selections.
- Support output filtering, a total of 11 filter time options.
- Support unilateral and bilateral hysteresis control.
- Hysteresis voltage optional 10/20/60mV.
- Support offset voltage software trimming.
- The output can be used as an enhanced PWM brake trigger signal.
- Support output change to generate interrupt.

### 4.9.3 Operational amplifier (OP0/1)

Operational amplifiers OP0 and OP1 have the following characteristics:

- The positive end supports internal 1.2V voltage input.
- Supports comparison and op amp modes.
- The output can be connected to the internal ACMP input for shaping.
- The output can be connected to ADC channel 31 for measurement.
- Support offset voltage software trimming.

## 4.10 FLASH memory

FLASH memory includes program memory (APROM) and non-volatile data memory (Data FLASH), which can be accessed through related special function registers (SFR) to realize IAP function. FLASH memory supports the following operations:

- Byte read operation.
- Byte write operation.
- Page erase operation.
- FLASH space CRC check operation.

## 4.11 Unique ID (UID)

Each chip has a 96-bit unique identification number, namely Unique identification. The UID has been set at the factory and cannot be modified by the user.



## 5. User Configuration

The system configuration register (CONFIG) is the FLASH option of the MCU's initial conditions, and the program cannot access and operate it. The following contents can be set through the system configuration register:

- Watchdog's working method.
- FLASH program area partition protection, code encryption, FLASH data area encryption status.
- Low voltage reset voltage.
- Disable or enable debug mode.
- Oscillation method, prescaler selection.
- Internal high-speed oscillator frequency division selection.
- External reset configuration, port selection.
- Sleep wake-up waiting time.
- APROM space.

## 6. Electrical Characteristics

Unless otherwise specified, the temperature condition  $T_A$  of the following parameters is 25°C.

### 6.1 Absolute Maximum Ratings

| Symbol   | Parameter                                  | Min.    | Max.    | Unit |
|----------|--|---------|---------|------|
| $T_{ST}$ | storage temperature                        | -55     | 150     | °C   |
| $T_A$    | Operating temperature                      | -40     | 105     | °C   |
| VDD-VSS  | Operating voltage                          | -0.3    | 5.8     | V    |
| $V_{IN}$ | Input voltage                              | VSS-0.3 | VDD+0.3 | V    |
| $I_{DD}$ | VDD maximum input current                  | -       | 120     | mA   |
| $I_{SS}$ | VSS maximum output current                 | -       | 200     | mA   |
| $I_{IO}$ | Single IO maximum sink current             | -       | 50      | mA   |
|          | Single IO maximum sink current (LED_COM)   | -       | 150     | mA   |
|          | Single IO maximum output current           | -       | 40      | mA   |
|          | Single IO maximum output current (LED_SEG) | -       | 40      | mA   |
|          | All IO maximum sink current                | -       | 200     | mA   |
|          | All IO maximum output current              | -       | 120     | mA   |

Note: If the operating conditions of the device exceed the range of "**absolute maximum rating**", it will cause permanent damage to the device. The function can be guaranteed only when the device works within the scope specified in the manual. The chip is at the absolute maximum rated value, which may affect the reliability of the device.

### 6.2 DC Electrical Characteristics

VDD-VSS=2.1~5.5V,  $T_A=25^\circ\text{C}$

| Symbol   | Parameter         | Conditions   | Min | Typ | Max | Unit |
|----------|-------------------|--|-----|-----|-----|------|
| VDD      | Operating Voltage | $F_{SYS}=48\text{MHz}$ , $F_{CPU}=F_{SYS}/2$<br>$F_{SYS}=8\text{MHz}\sim 24\text{MHz}$ , $F_{CPU}=F_{SYS}$ | 2.1 | -   | 5.5 | V    |
| $I_{DD}$ | Normal mode       | VDD=5V, $F_{SYS}=48\text{MHz}$ , $F_{CPU}=F_{SYS}/2$<br>All peripherals OFF                                | -   | 8   | -   | mA   |
|          |                   | VDD=3V, $F_{SYS}=48\text{MHz}$ , $F_{CPU}=F_{SYS}/2$<br>All peripherals OFF                                | -   | 8   | -   | mA   |
|          |                   | VDD=5V, $F_{SYS}=24\text{MHz}$ , $F_{CPU}=F_{SYS}$<br>All peripherals OFF                                  | -   | 5   | -   | mA   |
|          |                   | VDD=3V, $F_{SYS}=24\text{MHz}$ , $F_{CPU}=F_{SYS}$<br>All peripherals OFF                                  | -   | 5   | -   | mA   |
|          |                   | VDD=5V, $F_{SYS}=16\text{MHz}$ , $F_{CPU}=F_{SYS}$<br>All peripherals OFF                                  | -   | 4   | -   | mA   |
|          |                   | VDD=3V, $F_{SYS}=16\text{MHz}$ , $F_{CPU}=F_{SYS}$<br>All peripherals OFF                                  | -   | 4   | -   | mA   |
|          |                   | VDD=5V, $F_{SYS}=8\text{MHz}$ , $F_{CPU}=F_{SYS}$<br>All peripherals OFF                                   | -   | 2.5 | -   | mA   |
|          |                   | VDD=3V, $F_{SYS}=8\text{MHz}$ , $F_{CPU}=F_{SYS}$<br>All peripherals OFF                                   | -   | 2.5 | -   | mA   |
|          | IDLE mode         | VDD=5V, $F_{SYS}=48\text{MHz}$<br>All peripherals OFF  | -   | 6   | -   | mA   |
|          |                   | VDD=3V, $F_{SYS}=48\text{MHz}$<br>All peripherals OFF  | -   | 6   | -   | mA   |
|          |                   | VDD=5V, $F_{SYS}=24\text{MHz}$<br>All peripherals OFF  | -   | 3.5 | -   | mA   |
|          |                   | VDD=3V, $F_{SYS}=24\text{MHz}$   | -   | 3.5 | -   | mA   |

|                     |                     |   |        |     |        |    |
|---------------------|---------------------|---|--------|-----|--------|----|
|                     |                     | All peripherals OFF   |        |     |        |    |
|                     |                     | VDD=5V, F <sub>sys</sub> =16MHz<br>All peripherals OFF                      | -      | 2.8 | -      | mA |
|                     |                     | VDD=3V, F <sub>sys</sub> =16MHz<br>All peripherals OFF                      | -      | 2.8 | -      | mA |
|                     |                     | VDD=5V, F <sub>sys</sub> =8MHz<br>All peripherals OFF                       | -      | 2   | -      | mA |
|                     |                     | VDD=3V, F <sub>sys</sub> =8MHz<br>All peripherals OFF                       | -      | 2   | -      | mA |
| I <sub>SLEEP1</sub> | Sleep current       | VDD=5V, except for LSE and LSE modules,<br>other peripherals are turned off | -      | 20  | -      | uA |
| I <sub>SLEEP2</sub> | Sleep current       | VDD=5V, except for LSI and WUT modules,<br>other peripherals are turned off | -      | 7   | -      | uA |
| I <sub>SLEEP3</sub> | Sleep current       | VDD=5V, all peripherals OFF   | -      | 6   | -      | uA |
| I <sub>LI</sub>     | Input leakage       | -   | -1     | -   | 1      | uA |
| V <sub>IL</sub>     | Input low voltage   | -   | VSS    | -   | 0.3VDD | V  |
| V <sub>IH</sub>     | Input high voltage  | -   | 0.7VDD | -   | VDD    | V  |
| V <sub>OL</sub>     | Output low voltage  | VDD=5V, I <sub>OL1</sub> =18mA  | -      | -   | 0.4    | V  |
|                     |                     | VDD=5V, I <sub>OL2</sub> =50mA (LED_COM)                                    | -      | -   | 0.4    | V  |
|                     |                     | VDD=3V, I <sub>OL1</sub> =12mA  | -      | -   | 0.4    | V  |
|                     |                     | VDD=3V, I <sub>OL2</sub> =22mA (LED_COM)                                    | -      | -   | 0.4    | V  |
| V <sub>OH</sub>     | Output high voltage | VDD=5V, I <sub>OH1</sub> =35mA  | 3.5    | -   | -      | V  |
|                     |                     | VDD=5V, I <sub>OH2</sub> =35mA<br>(LED_SEG Max)                             | 3.5    | -   | -      | V  |
|                     |                     | VDD=5V, I <sub>OH3</sub> =2.6mA<br>(LED_SEG Min)                            | 3.5    | -   | -      | V  |
|                     |                     | VDD=3V, I <sub>OH1</sub> =13.5mA  | 2.1    | -   | -      | V  |
|                     |                     | VDD=3V, I <sub>OH2</sub> =13.5mA<br>(LED_SEG Max)                           | 2.1    | -   | -      | V  |
|                     |                     | VDD=3V, I <sub>OH3</sub> =1mA (LED_SEG Min)                                 | 2.1    | -   | -      | V  |
| R <sub>PH</sub>     | Pull-up resistor    | -   | -      | 32  | -      | KΩ |
| R <sub>PL</sub>     | Pull-down resistor  | -   | -      | 32  | -      | KΩ |

## 6.3 AC Electrical Parameters

### 6.3.1 Power On/Off And Reset Time

( $T_A=25^{\circ}\text{C}$ , Not include 32.768K crystal start-up time)

| Symbol.            | Parameter.    | Conditions | Min. | Typ. | Max. | Unit |
|--------------------|---------------|------------|------|------|------|------|
| $T_{\text{RESET}}$ | Reset time    | VDD=5V     | -    | 16   | -    | ms   |
| TVDDR              | VDD rise rate | VDD=5V     | 20   | -    | -    | us/V |
| TVDDF              | VDD fall rate | VDD=5V     | 20   | -    | -    | us/V |

### 6.3.2 External Oscillator

| Symbol           | Parameter         | Conditions   | Min. | Typ. | Max. | Unit |
|------------------|-------------------|--|------|------|------|------|
| $V_{\text{HSE}}$ | Operating Voltage | F=8/16MHz, $C_{\text{XT}}=0\text{-}47\text{pF}$    | 2.1  | -    | 5.5  | V    |
| $V_{\text{LSE}}$ | Operating Voltage | F=32.768KHz, $C_{\text{XT}}=10\text{-}22\text{pF}$ | 2.1  | -    | 5.5  | V    |

### 6.3.3 Internal Oscillator

VDD=2.1V-5.5V

| Symbol           | Parameter                            | Conditions   | Frequency error range | Min. | Typ. | Max. | Unit |
|------------------|--------------------------------------|--|-----------------------|------|------|------|------|
| $F_{\text{HSI}}$ | Internal high speed Oscillator 48MHz | $T_A=25^{\circ}\text{C}$                           | $\pm 1\%$             | -    | 48   | -    | MHz  |
|                  |                                      | $T_A=-20^{\circ}\text{C}$ to $85^{\circ}\text{C}$  | $\pm 2\%$             | -    | 48   | -    | MHz  |
|                  |                                      | $T_A=-40^{\circ}\text{C}$ to $105^{\circ}\text{C}$ | $\pm 3\%$             | -    | 48   | -    | MHz  |
| $F_{\text{LSI}}$ | Internal low speed Oscillator 125KHz | $T_A=25^{\circ}\text{C}$                           | $\pm 20\%$            | -    | 125  | -    | KHz  |
|                  |                                      | $T_A=-40^{\circ}\text{C}$ to $105^{\circ}\text{C}$ | $\pm 50\%$            | -    | 125  | -    | KHz  |

### 6.3.4 Low Voltage Reset Electrical Parameters

| Symbol            | Parameter                | Min. | Typ. | Max. | Unit |
|-------------------|--------------------------|------|------|------|------|
| $V_{\text{LVR1}}$ | detection threshold 1.8V | 1.65 | 1.8  | 1.95 | V    |
| $V_{\text{LVR2}}$ | detection threshold 2.0V | 1.85 | 2.0  | 2.15 | V    |
| $V_{\text{LVR3}}$ | detection threshold 2.5V | 2.35 | 2.5  | 2.65 | V    |
| $V_{\text{LVR4}}$ | detection threshold 3.5V | 3.35 | 3.5  | 3.65 | V    |

### 6.3.5 LVD electrical parameters

| Symbol             | Parameter                 | Min. | Typ. | Max. | Unit |
|--------------------|---------------------------|------|------|------|------|
| V <sub>LVD1</sub>  | detection threshold 2.00V | 1.90 | 2.00 | 2.10 | V    |
| V <sub>LVD2</sub>  | detection threshold 2.16V | 2.06 | 2.16 | 2.26 | V    |
| V <sub>LVD3</sub>  | detection threshold 2.31V | 2.21 | 2.31 | 2.41 | V    |
| V <sub>LVD4</sub>  | detection threshold 2.45V | 2.35 | 2.45 | 2.55 | V    |
| V <sub>LVD5</sub>  | detection threshold 2.60V | 2.50 | 2.60 | 2.70 | V    |
| V <sub>LVD6</sub>  | detection threshold 2.73V | 2.63 | 2.73 | 2.83 | V    |
| V <sub>LVD7</sub>  | detection threshold 2.88V | 2.78 | 2.88 | 2.98 | V    |
| V <sub>LVD8</sub>  | detection threshold 2.98V | 2.88 | 2.98 | 3.08 | V    |
| V <sub>LVD9</sub>  | detection threshold 3.21V | 3.11 | 3.21 | 3.31 | V    |
| V <sub>LVD10</sub> | detection threshold 3.42V | 3.32 | 3.42 | 3.52 | V    |
| V <sub>LVD11</sub> | detection threshold 3.62V | 3.52 | 3.62 | 3.72 | V    |
| V <sub>LVD12</sub> | detection threshold 3.81V | 3.71 | 3.81 | 3.91 | V    |
| V <sub>LVD13</sub> | detection threshold 4.00V | 3.90 | 4.00 | 4.10 | V    |
| V <sub>LVD14</sub> | detection threshold 4.20V | 4.10 | 4.20 | 4.30 | V    |
| V <sub>LVD15</sub> | detection threshold 4.43V | 4.33 | 4.43 | 4.53 | V    |
| V <sub>LVD16</sub> | detection threshold 4.60V | 4.50 | 4.60 | 4.70 | V    |

## 6.4 FLASH Electrical Parameter

| Symbol                 | Parameter                   | Conditions    | Min.    | Typ.               | Max. | Unit  |
|------------------------|-----------------------------|---------------|---------|--------------------|------|-------|
| V <sub>F</sub>         | FLASH operating Voltage     | -             | 2.1     | -                  | 5.5  | V     |
| T <sub>F</sub>         | FLASH operating Temperature | -             | -40     | 25                 | 105  | °C    |
| N <sub>ENDURANCE</sub> | Sector Endurance            | Program FLASH | 20,000  | -                  | -    | Cycle |
|                        |                             | Data FLASH    | 100,000 | -                  | -    | Cycle |
| T <sub>RET</sub>       | Data Retention Time         | 25°C          | 100     | -                  | -    | year  |
| T <sub>ERASE</sub>     | Sector Erase Time           | -             | -       | 1.5                | -    | ms    |
| T <sub>WRITE</sub>     | Byte write time             | -             | -       | 30                 | -    | us    |
| T <sub>READ</sub>      | Read time                   | -             | -       | 3*T <sub>sys</sub> | -    | -     |
| I <sub>DD1</sub>       | Read Current                | -             | -       | -                  | 2.5  | mA    |
| I <sub>DD2</sub>       | Programming Current         | -             | -       | -                  | 3.6  | mA    |
| I <sub>DD3</sub>       | Erase Current               | -             | -       | -                  | 2    | mA    |

## 6.5 Analog Characteristics

### 6.5.1 BANDGAP Electrical Characteristics

| Symbol          | Parameter               | Conditions                                   | Min.  | Typ. | Max.  | Unit |
|-----------------|-------------------------|--|-------|------|-------|------|
| V <sub>BG</sub> | Internal reference 1.2V | VDD=2.1~5.5V, T <sub>A</sub> =25°C           | 1.188 | 1.2  | 1.212 | V    |
|                 |                         | VDD=2.1~5.5V, T <sub>A</sub> =-20°C to 85°C  | 1.182 | 1.2  | 1.218 | V    |
|                 |                         | VDD=2.1~5.5V, T <sub>A</sub> =-40°C to 105°C | 1.176 | 1.2  | 1.224 | V    |

### 6.5.2 ADC Electrical Characteristics

 T<sub>A</sub>=25°C

| Symbol            | Parameter  | Min.  | Typ.              | Max.             | Unit              |    |
|-------------------|--|---|-------------------|------------------|-------------------|----|
| V <sub>AVDD</sub> | ADC operating Voltage  | 2.5   | -                 | 5.5              | V                 |    |
| V <sub>REF1</sub> | Reference voltage 1  | -   | V <sub>AVDD</sub> | -                | V                 |    |
| V <sub>REF2</sub> | Reference voltage 2 (Not V <sub>BG</sub> )   | 1.185   | 1.2               | 1.215            | V                 |    |
| V <sub>REF3</sub> | Reference voltage 3  | 1.985   | 2.0               | 2.015            | V                 |    |
| V <sub>REF4</sub> | Reference voltage 4  | 2.385   | 2.4               | 2.415            | V                 |    |
| V <sub>REF5</sub> | Reference voltage 5  | 2.985   | 3.0               | 3.015            | V                 |    |
| V <sub>ADI</sub>  | Input voltage  | 0   | -                 | V <sub>REF</sub> | V                 |    |
| N <sub>R</sub>    | Resolution   | 12  |                   |                  | Bit               |    |
| DNL               | Differential nonlinearity<br>(V <sub>REF</sub> =V <sub>AVDD</sub> =5V, T <sub>ADCK</sub> =0.5us) | ±2  |                   |                  | LSB               |    |
| INL               | Integral nonlinearity<br>(V <sub>REF</sub> =V <sub>AVDD</sub> =5V, T <sub>ADCK</sub> =0.5us)     | ±4  |                   |                  | LSB               |    |
| T <sub>ADCK</sub> | ADC Clock cycle  | V <sub>REF</sub> =VDD=5V  | 0.5               | -                | -                 | us |
|                   |  | V <sub>REF</sub> =V <sub>REF2</sub>                                       | 32                | -                | -                 |    |
|                   |  | V <sub>REF</sub> =V <sub>REF3</sub> /V <sub>REF4</sub> /V <sub>REF5</sub> | 2                 | -                | -                 |    |
| T <sub>ADC</sub>  | ADC Conversion time  | -   | 18.5              | -                | T <sub>ADCK</sub> |    |
| F <sub>S</sub>    | Sampling Rate (V <sub>REF</sub> =V <sub>AVDD</sub> =5V)  | 100   |                   |                  | Ksps              |    |

 Note: When V<sub>REF</sub>=V<sub>REF2</sub>, the precision is 8bit.

### 6.5.3 ACMP Electrical Characteristics

 $T_A=25^{\circ}\text{C}$ ,  $V_{\text{SENSE}}=V_{\text{IN}+}-V_{\text{IN}-}$ ,  $V_{\text{DD}}=5\text{V}$ ,  $V_{\text{IN}+}=1\text{V}$ 

| Symbol                    | Parameter                    | Conditions  | Min. | Typ.                   | Max.    | Unit |
|---------------------------|------------------------------|---|------|------------------------|---------|------|
| VDD                       | Supply voltage               | -   | 2.1  | -                      | 5.5     | V    |
| I <sub>Q</sub>            | Quiescent Current            | $V_{\text{SENSE}}=0.1\text{V}$  | -    | 0.2                    | 0.3     | mA   |
| I <sub>SD</sub>           | Shutdown current             | $V_{\text{SENSE}}=0.1\text{V}$  | -    | 10                     | -       | nA   |
| T <sub>A</sub>            | Operating temperature        | -   | -40  | 25                     | 105     | °C   |
| Input characteristics     |                              |   |      |                        |         |      |
| V <sub>OS</sub>           | Input Off set Voltage        | NO calibration<br>(CnCON1[4:0]=10H)   | -    | ±4.0                   | -       | mV   |
|                           |                              | After calibration   | -    | ±0.5                   | ±1.0    |      |
| V <sub>CM</sub>           | Common-mode Input Range      | -40°C~105°C   | -0.1 | -                      | VDD-1.3 | V    |
| I <sub>B</sub>            | Input Bias Current           | $V_{\text{SENSE}}=0\text{mV}$   | -    | 10                     | -       | pA   |
| I <sub>OS</sub>           | Input offset Current         | $V_{\text{SENSE}}=0\text{mV}$   | -    | 10                     | -       | pA   |
| V <sub>HYS</sub>          | Input hysteresis voltage     | $V_{\text{DD}}=2.1\sim 5.5\text{V}$ ,<br>$V_{\text{IN}+}=0.5\text{V}$                               | -    | 0<br>±10<br>±20<br>±60 | -       | mV   |
| Output characteristics    |                              |   |      |                        |         |      |
| V <sub>OH</sub>           | Maximum output voltage       | -40°C~105°C   | -    | -                      | VDD     | V    |
| V <sub>OL</sub>           | Minimum output voltage       | -40°C~105°C   | 0    | -                      | -       | V    |
| Frequency characteristics |                              |   |      |                        |         |      |
| A <sub>OL</sub>           | Open-loop voltage gain       | -   | -    | 90                     | -       | dB   |
| BW                        | Bandwidth                    | -   | -    | 200                    | -       | MHz  |
| PSRR                      | Power supply rejection ratio | $V_{\text{DD}}=2.1\sim 5.5\text{V}$ ,<br>$V_{\text{IN}+}=1\text{V}$ , $V_{\text{SENSE}}=0\text{mV}$ | -    | 80                     | -       | dB   |
| CMRR                      | Common mode rejection ratio  | $V_{\text{DD}}=2.1\sim 5.5\text{V}$<br>-40°C~105°C  | -    | 100                    | -       | dB   |
| Transient characteristics |                              |   |      |                        |         |      |
| T <sub>STB</sub>          | Stable Time                  | -   | -    | -                      | 5       | us   |
| T <sub>PGD</sub>          | Response delay Time          | $V_{\text{COM}}=1\text{V}$ ,<br>$V_{\text{IN}+}=V_{\text{IN}-}\pm 0.1\text{V}$                      | -    | 50                     | 100     | ns   |

Note: Design assurance.



### 6.5.4 OP Electrical Characteristics

 $T_A=25^{\circ}\text{C}$ ,  $V_{\text{SENSE}}=V_{\text{IN}+}-V_{\text{IN}-}$ ,  $V_{\text{DD}}=5\text{V}$ ,  $V_{\text{IN}+}=1\text{V}$ 

| Symbol                    | Parameter                    | Conditions   | Min. | Typ. | Max.    | Unit |
|---------------------------|------------------------------|--|------|------|---------|------|
| VDD                       | Supply voltage               | -  | 2.5  | -    | 5.5     | V    |
| I <sub>Q</sub>            | Quiescent Current            | V <sub>SENSE</sub> =0mV  | -    | 1.0  | 1.6     | mA   |
| I <sub>SD</sub>           | Shutdown current             | -  | -    | 5    | -       | nA   |
| T <sub>A</sub>            | Operating temperature        | -  | -40  | 25   | 105     | °C   |
| Input characteristics     |                              |  |      |      |         |      |
| V <sub>OS</sub>           | Input Off set Voltage        | NO calibration<br>(OPnCON1[4:0]=10H)                           | -    | ±3.5 | -       | mV   |
|                           |                              | After calibration  | -    | ±0.5 | ±1.0    |      |
| V <sub>CM</sub>           | Common-mode Input Range      | -40°C~105°C  | 0    | -    | VDD-1.3 | V    |
| I <sub>B</sub>            | Input Bias Current           | V <sub>SENSE</sub> =0mV  | -    | 10   | -       | pA   |
| I <sub>OS</sub>           | Input offset Current         | V <sub>SENSE</sub> =0mV  | -    | 10   | -       | pA   |
| Output characteristics    |                              |  |      |      |         |      |
| C <sub>LOAD</sub>         | Capacitive load              | -  | -    | 30   | -       | pF   |
| V <sub>OH</sub>           | Maximum output voltage       | -40°C~105°C, I <sub>LOAD</sub> =0.1mA                          | -    | -    | VDD-0.1 | V    |
|                           |                              | -40°C~105°C, I <sub>LOAD</sub> =1mA                            | -    | -    | VDD-0.3 | V    |
| V <sub>OL</sub>           | Minimum output voltage       | -40°C~105°C, I <sub>LOAD</sub> =0.1mA                          | 0.1  | -    | -       | V    |
|                           |                              | -40°C~105°C, I <sub>LOAD</sub> =1mA                            | 0.3  | -    | -       | V    |
| Frequency characteristics |                              |  |      |      |         |      |
| A <sub>OL</sub>           | Open-loop voltage gain       | -  | -    | 80   | -       | dB   |
| BW                        | Bandwidth                    | R <sub>LOAD</sub> =2K, C <sub>LOAD</sub> =100pF                | -    | 5    | -       | MHz  |
| PSRR                      | Power supply rejection ratio | VDD=2.5~5.5V,<br>V <sub>IN+</sub> =1V, V <sub>SENSE</sub> =0mV | -    | 75   | -       | dB   |
| CMRR                      | Common mode rejection ratio  | V <sub>IN+</sub> =0.3~(VDD-1.5)<br>-40°C~105°C                 | -    | 90   | -       | dB   |
| Transient characteristics |                              |  |      |      |         |      |
| SR                        | Slew Rate                    | R <sub>LOAD</sub> =2K, C <sub>LOAD</sub> =100pF                | -    | ±8   | -       | V/us |
| T <sub>STB</sub>          | Stable Time                  | -  | -    | -    | 2       | us   |

Note: Design assurance.

### 6.5.5 LCD Driver Electrical Characteristics

TA=25°C, VDD=2.5V-5.5V

| Symbol            | Parameter                        | Conditions  |  | Min.     | Typ.                   | Max.     | Unit |
|-------------------|----------------------------------|---|--|----------|------------------------|----------|------|
| V <sub>LCD</sub>  | LCD voltage                      | LCDEN=1, LCDTEN=0   |  | TYP*0.95 | VDD                    | TYP*1.05 | V    |
|                   |                                  | LCDEN=1, LCDTEN=1<br>V <sub>LCD</sub> =VDD*(15+LCDTVS<3:0>)/30<br>(LCDTVS<3:0>=0000~1110) |  | TYP*0.95 | V <sub>LCD</sub>       | TYP*1.05 | V    |
| V <sub>BIAS</sub> | LCD bias voltage,<br>DC, no load | 1/2 Bias  | V <sub>LC1</sub>                                   | -        | (1/2)*V <sub>LCD</sub> | -        | V    |
|                   |                                  | 1/3 Bias  | V <sub>LC1</sub>                                   | -        | (2/3)*V <sub>LCD</sub> | -        |      |
|                   |                                  |   | V <sub>LC2</sub>                                   | -        | (1/3)*V <sub>LCD</sub> | -        |      |
|                   |                                  | 1/4 Bias  | V <sub>LC1</sub>                                   | -        | (3/4)*V <sub>LCD</sub> | -        |      |
|                   |                                  |   | V <sub>LC2</sub>                                   | -        | (2/4)*V <sub>LCD</sub> | -        |      |
|                   |                                  |   | V <sub>LC3</sub>                                   | -        | (1/4)*V <sub>LCD</sub> | -        |      |
| I <sub>LCD</sub>  | LCD current                      | LCDTEN=0  | R <sub>LCD1</sub> =60KΩ                            | -        | 80                     | 100      | uA   |
|                   |                                  |   | R <sub>LCD2</sub> =225KΩ                           | -        | 22                     | 27       |      |
|                   |                                  |   | R <sub>LCD3</sub> =900KΩ                           | -        | 5                      | 7        |      |
|                   |                                  | LCDTEN=1  | LVDTV<3:0>=1110,<br>R <sub>LCD1</sub> =60KΩ (Max)  | -        | 185                    | 300      |      |
|                   |                                  |   | LVDTV<3:0>=0000,<br>R <sub>LCD3</sub> =225KΩ       | -        | 120                    | 200      |      |
|                   |                                  |   | LVDTV<3:0>=0000,<br>R <sub>LCD3</sub> =900KΩ (Min) | -        | 100                    | 180      |      |
| R <sub>LCD1</sub> | Select resistance 1              | LCDRM<1:0>=00   |  | 40       | 60                     | 80       | KΩ   |
| R <sub>LCD2</sub> | Select resistance 2              | LCDRM<1:0>=01   |  | 160      | 225                    | 290      |      |
| R <sub>LCD3</sub> | Select resistance 3              | LCDRM<1:0>=1x   |  | 600      | 900                    | 1200     |      |

## 6.6 EMC Characteristics

### 6.6.1 EFT Electrical Characteristics

| Symbol            | Parameter   | Conditions   | Rank |
|-------------------|---|--|------|
| V <sub>EFTB</sub> | Fast transient voltage burst limits to be applied through 0.1uF(capacitance) on VDD and VSS pins to induce a functional disturbance | T <sub>A</sub> = + 25°C,<br>F <sub>SYS</sub> =48MHz, conforms to IEC 61000-4-4 | 4B   |

Note: The electrical fast transient burst (EFT) immunity performance is closely related to system design (including power supply structure, circuit design, layout and wiring, chip configuration, program structure, etc.) The EFT parameters in the above table are the results measured on the internal test platform of the CMS, and are not applicable to all application environments. The test data is only for reference. All aspects of system design may affect the EFT performance. In applications with high EFT performance requirements, attention should be paid to avoid interference sources affecting the system operation as much as possible. It is recommended to analyze the interference path and optimize the design to achieve the best anti-interference performance.

### 6.6.2 ESD Electrical Characteristics


| Symbol           | Parameter   | Conditions   | Rank |
|------------------|---|--|------|
| V <sub>ESD</sub> | Electrostatic discharge (Human body discharge mode - HBM) | T <sub>A</sub> = + 25°C,<br>JEDEC EIA/JESD22- A114 | 3B   |
|                  | Electrostatic discharge (Machine discharge mode - MM)     | T <sub>A</sub> = + 25°C,<br>JEDEC EIA/JESD22- A115 | C    |

### 6.6.3 Latch-Up Electrical Characteristics


| Symbol | Parameter             | Conditions                             | Class                               |
|--------|-----------------------|--|-------------------------------------|
| LU     | Static latch-up class | JEDEC STANDARD NO.78D<br>NOVEMBER 2011 | Class I<br>(T <sub>A</sub> = +25°C) |

## 7. Package Information


### 7.1 SOP28




| Symbol   | Millimeter |       |       |
|----------|------------|-------|-------|
|          | Min        | Nom   | Max   |
| A        | -          | -     | 2.65  |
| A1       | 0.10       | -     | 0.30  |
| A2       | 2.25       | 2.30  | 2.35  |
| A3       | 0.97       | 1.02  | 1.07  |
| b        | 0.39       | -     | 0.47  |
| b1       | 0.38       | 0.41  | 0.44  |
| c        | 0.25       | -     | 0.29  |
| c1       | 0.24       | 0.25  | 0.26  |
| D        | 17.90      | 18.00 | 18.10 |
| E        | 10.10      | 10.30 | 10.50 |
| E1       | 7.40       | 7.50  | 7.60  |
| e        | 1.27BSC    |       |       |
| L        | 0.70       | -     | 1.00  |
| L1       | 1.40REF    |       |       |
| $\theta$ | 0          | -     | 8°    |

**7.2 LQFP32**


| Symbol   | Millimeter |      |      |
|----------|------------|------|------|
|          | Min        | Nom  | Max  |
| A        | -          | -    | 1.60 |
| A1       | 0.05       | -    | 0.15 |
| A2       | 1.35       | 1.40 | 1.45 |
| A3       | 0.59       | 0.64 | 0.69 |
| b        | 0.33       | -    | 0.41 |
| b1       | 0.32       | 0.35 | 0.38 |
| c        | 0.13       | -    | 0.17 |
| c1       | 0.12       | 0.13 | 0.14 |
| D        | 8.80       | 9.00 | 9.20 |
| D1       | 6.90       | 7.00 | 7.10 |
| E        | 8.80       | 9.00 | 9.20 |
| E1       | 6.90       | 7.00 | 7.10 |
| eB       | 8.10       | -    | 8.25 |
| e        | 0.80BSC    |      |      |
| L        | 0.45       | -    | 0.75 |
| L1       | 1.00REF    |      |      |
| $\theta$ | 0°         | -    | 7°   |

**7.3 LQFP44**


| Symbol | Millimeter |       |       |
|--------|------------|-------|-------|
|        | Min        | Nom   | Max   |
| A      | -          | -     | 1.60  |
| A1     | 0.05       | -     | 0.15  |
| A2     | 1.35       | 1.40  | 1.45  |
| A3     | 0.59       | 0.64  | 0.69  |
| b      | 0.28       | -     | 0.36  |
| b1     | 0.27       | 0.30  | 0.33  |
| c      | 0.13       | -     | 0.17  |
| c1     | 0.12       | 0.13  | 0.14  |
| D      | 11.80      | 12.00 | 12.20 |
| D1     | 9.90       | 10.00 | 10.10 |
| E      | 11.80      | 12.00 | 12.20 |
| E1     | 9.90       | 10.00 | 10.10 |
| e      | 0.80BSC    |       |       |
| eB     | 11.05      | -     | 11.25 |
| L      | 0.45       | -     | 0.75  |
| L1     | 1.00REF    |       |       |
| θ      | 0          | -     | 7°    |

**7.4 LQFP48**


| Symbol   | Millimeter |      |      |
|----------|------------|------|------|
|          | Min        | Nom  | Max  |
| A        | -          | -    | 1.60 |
| A1       | 0.05       | -    | 0.15 |
| A2       | 1.35       | 1.40 | 1.45 |
| A3       | 0.59       | 0.64 | 0.69 |
| b        | 0.18       | -    | 0.26 |
| b1       | 0.17       | 0.20 | 0.23 |
| c        | 0.13       | -    | 0.17 |
| c1       | 0.12       | 0.13 | 0.14 |
| D        | 8.80       | 9.00 | 9.20 |
| D1       | 6.90       | 7.00 | 7.10 |
| E        | 8.80       | 9.00 | 9.20 |
| E1       | 6.90       | 7.00 | 7.10 |
| eB       | 8.10       | -    | 8.25 |
| e        | 0.50BSC    |      |      |
| L        | 0.45       | -    | 0.75 |
| L1       | 1.00REF    |      |      |
| $\theta$ | 0          | -    | 7°   |

## 8. Revision History

| Revision | Date     | Modify content  |
|----------|----------|---|
| V1.00    | Jun 2019 | Initial verison   |
| V1.01    | Apr 2020 | Increase the electrical parameters of the LCD drive module and modify the description of some electrical parameters   |
| V1.02    | Sep 2020 | Add CMS80F2618 chip and related information   |
| V1.03    | Oct 2020 | Specific modifications of CMS80F2619  |
| V1.04    | Feb 2021 | Unified debugging port  |
| V1.05    | Nov 2021 | Correct FLASH electrical parameters   |
| V1.06    | Feb 2023 | <ol style="list-style-type: none"> <li>1) Correction and unified text expression</li> <li>2) 6.1 Absolute maximum rating: add limit parameter notes</li> <li>3) Modify 6.2 DC electrical characteristics</li> <li>4) 6.3.1 Power-on and power-off operation: adjust parameters</li> <li>5) 6.3.3 Internal oscillator: adjust parameters</li> <li>6) 6.4 FLASH electrical parameters: optimize the description of writing and reading time</li> <li>7) 6.5.1 BANDGAP electrical characteristics: detailed parameters</li> <li>8) 6.5.2 ADC electrical characteristics: ADC clock cycle is described according to different reference voltages</li> <li>9) 6.5.3 ACMP electrical characteristics: optimize parameters, add notes</li> </ol> |
| V1.0.7   | Jun 2023 | <ol style="list-style-type: none"> <li>1) Correct 7.2 and 7.3 packaging dimensions</li> <li>2) Update 6.6EMC Characteristics</li> <li>3) Add CMS80F26182chip and related information</li> <li>4) Modify the debugging pin remarks in sections 3.2 and 3.4.</li> </ol>   |